• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    Embodiments of the present invention pendeoepitaxially grow sidewalls of posts in an underlying gallium nitride layer that itself is on a sapphire substrate, at high temperatures between about 1000° C. and about 1100° C. and preferably at about 1100° to reduce vertical growth of gallium nitride on the trench floor from interfering with the pendeoepitaxial growth of the gallium nitride sidewalls of the posts. Thus, widely available sapphire substrates may be used for pendeoepitaxial of gallium nitride, to thereby allow reduced cost and/or wider applications for gallium nitride devices. More specifically, gallium nitride semiconductor layers may be fabricated by etching an underlying gallium nitride layer on a sapphire substrate, to define at least one post in the underlying gallium nitride layer and at least one trench in the underlying gallium nitride layer. The at least one post includes a gallium nitride top and a gallium nitride sidewall. The at least one trench includes a trench floor. The gallium nitride sidewalls are laterally grown into the at least one trench, to thereby form a gallium nitride semiconductor layer.
    公开号:US20010008791A1
    申请号:US09/780,715
    申请日:2001-02-09
    公开日:2001-07-19
    发明作者:Thomas Gehrke；Kevin Linthicum；Robert Davis；Darren Thomson
    申请人:North Carolina State University；
    IPC主号:H01L21-0242
    专利说明:
    [0001] This application is a continuation of Application Ser. No. 09/441,753, filed Nov. 17, 1999, entitled Pendeoepitaxial Methods Of Fabricating Gallium Nitride Semiconductor Layers On Sapphire Substrates, And Gallium Nitride Semiconductor Structures Fabricated Thereby, assigned to the assignee of the present invention, the disclosure of which is hereby incorporated herein by reference. [0001] FEDERALLY SPONSORED RESEARCH
    [0003] This invention relates to microelectronic device fabrication methods, and more particularly to gallium nitride semiconductor fabrication methods. [0003] BACKGROUND OF THE INVENTION
    [0004] Gallium nitride is being widely investigated for microelectronic devices including but not limited to transistors, field emitters and optoelectronic devices. It will be understood that, as used herein, gallium nitride also includes alloys of gallium nitride such as aluminum gallium nitride, indium gallium nitride and aluminum indium gallium nitride. [0004]
    [0005] A major problem in fabricating gallium nitride-based microelectronic devices is the fabrication of gallium nitride semiconductor layers having low defect densities. It is known that one contributor to defect density is the substrate on which the gallium nitride layer is grown. Accordingly, although gallium nitride layers have been grown on sapphire substrates, it is known to reduce defect density by growing gallium nitride layers on aluminum nitride buffer layers which are themselves formed on silicon carbide substrates. Notwithstanding these advances, continued reduction in defect density is desirable. [0005]
    [0006] It also is known to produce low defect density gallium nitride layers by forming a mask on a layer of gallium nitride, the mask including at least one opening therein that exposes the underlying layer of gallium nitride, and laterally growing the underlying layer of gallium nitride through the at least one opening and onto the mask. This technique often is referred to as “Epitaxial Lateral Overgrowth” (ELO). The layer of gallium nitride may be laterally grown until the gallium nitride coalesces on the mask to form a single layer on the mask. In order to form a continuous layer of gallium nitride with relatively low defect density, a second mask may be formed on the laterally overgrown gallium nitride layer, that includes at least one opening that is offset from the opening in the underlying mask. ELO then again is performed through the openings in the second mask to thereby overgrow a second low defect density continuous gallium nitride layer. Microelectronic devices then may be formed in this second overgrown layer. ELO of gallium nitride is described, for example, in the publications entitled [0006] Lateral Epitaxy of Low Defect Density GaN Layers Via Organometallic Vapor Phase Epitaxy to Nam et al., Appl. Phys. Lett. Vol. 71, No. 18, Nov. 3, 1997, pp. 2638-2640; and Dislocation Density Reduction Via Lateral Epitaxy in Selectively Grown GaN Structures to Zheleva et al, Appl. Phys. Lett., Vol. 71, No. 17, Oct. 27, 1997, pp.2472-2474, the disclosures of which are hereby incorporated herein by reference.
    [0007] It also is known to produce a layer of gallium nitride with low defect density by forming at least one trench or post in an underlying layer of gallium nitride to define at least one sidewall therein. A layer of gallium nitride is then laterally grown from the at least one sidewall. Lateral growth preferably takes place until the laterally grown layers coalesce within the trenches. Lateral growth also preferably continues until the gallium nitride layer that is grown from the sidewalls laterally overgrows onto the tops of the posts. In order to facilitate lateral growth and produce nucleation of gallium nitride and growth in the vertical direction, the top of the posts and/or the trench floors may be masked. Lateral growth from the sidewalls of trenches and/or posts also is referred to as “pendeoepitaxy” and is described, for example, in publications entitled [0007] Pendeo-Epitaxy: A New Approach for Lateral Growth of Gallium Nitride Films by Zheleva et al., Journal of Electronic Materials, Vol. 28, No. 4, February 1999, pp. L5-L8; and Pendeoepitaxy of Gallium Nitride Thin Films by Linthicum et al., Applied Physics Letters, Vol. 75, No. 2, July 1999, pp. 196-198, the disclosures of which are hereby incorporated herein by reference.
    [0008] ELO and pendeoepitaxy can provide relatively large, low defect gallium nitride layers for microelectronic applications. However, a major concern that may limit the mass production of gallium nitride devices is the growth of the gallium nitride layers on a silicon carbide substrate. Notwithstanding silicon carbide's increasing commercial importance, silicon carbide substrates still may be relatively expensive. Moreover, it may be difficult to use silicon carbide substrates in optical devices, where back illumination may be desired, because silicon carbide is opaque Accordingly, the use of an underlying silicon carbide substrate for fabricating gallium nitride microelectronic structures may adversely impact the cost and/or applications of gallium nitride devices. [0008] SUMMARY OF THE INVENTION
    [0009] Embodiments of the present invention pendeoepitaxially grow sidewalls of posts in an underlying gallium nitride layer that itself is on a sapphire substrate, at high temperatures between about 1000° C. and about 1100° C. and preferably at about 1100° to reduce vertical growth of gallium nitride on the trench floor from interfering with the pendeoepitaxial growth of the gallium nitride sidewalls of the posts. Thus, widely available sapphire substrates may be used for pendeoepitaxial of gallium nitride, to thereby allow reduced cost and/or wider applications for gallium nitride devices. [0009]
    [0010] More specifically, gallium nitride semiconductor layers may be fabricated by etching an underlying gallium nitride layer on a sapphire substrate, to define at least one post in the underlying gallium nitride layer and at least one trench in the underlying gallium nitride layer. The at least one post includes a gallium nitride top and a gallium nitride sidewall. The at least one trench includes a trench floor. The gallium nitride sidewalls are laterally grown into the at least one trench, to thereby form a gallium nitride semiconductor layer. [0010]
    [0011] When the sapphire substrate is exposed to the gas phase during growth of gallium nitride, it has been found that gallium nitride can nucleate on the sapphire. Thus, vertical growth of gallium nitride may take place from the sapphire trench floors, that can interfere with lateral growth of the gallium nitride sidewalls into the at least one trench. Alternatively, because of the presence of ammonia, the exposed areas of the surface of the sapphire may be converted to aluminum nitride. Unfortunately, gallium nitride can nucleate well on aluminum nitride, and thereby allow vertical growth of the gallium nitride from the trench floor, which can interfere with the lateral growth of the gallium nitride sidewalls. [0011]
    [0012] The conversion of the exposed areas of the surface of the sapphire to aluminum nitride may be reduced and preferably eliminated by using a high growth temperature for growing the gallium nitride. For example, a temperature of about 1100° C. may be used rather than a conventional temperature of about 1000° C. [0012]
    [0013] The sapphire substrate also may be etched beneath the at least one trench sufficiently deep to create a sapphire floor and to prevent vertical growth of gallium nitride from the sapphire floor from interfering with the lateral growth of the gallium nitride sidewalls of the at least one post into the at least one trench. Alternatively or in addition, the trench floor may be masked with a mask. In yet other alternatives, the underlying gallium nitride layer is selectively etched to expose the sapphire substrate and create a sapphire floor. The gallium nitride post tops also may be masked to reduce nucleation of gallium nitride thereon, compared to on gallium nitride. Following growth, at least one microelectronic device may be formed in the gallium nitride semiconductor layer. [0013]
    [0014] Even more specifically, an underlying gallium nitride layer on a sapphire substrate is etched to selectively expose the sapphire substrate and define at least one post and at least one trench in the underlying gallium nitride layer. The at least one post each includes a gallium nitride top and a gallium nitride sidewall. The at least one trench includes a sapphire floor. The gallium nitride sidewall of the at least one post is grown laterally into the at least one trench, to thereby form a gallium nitride semiconductor layer. [0014]
    [0015] Preferably, when etching the underlying gallium nitride layer on the sapphire substrate, the sapphire substrate is etched as well, to define at least one post in the underlying gallium nitride layer and in the sapphire substrate, and at least one trench in the underlying gallium nitride layer and in the sapphire substrate. The at least one post each includes a gallium nitride top, a gallium nitride sidewall and a sapphire sidewall. The at least one trench includes a sapphire floor. More preferably, the sapphire substrate is etched sufficiently deep to prevent vertical growth of gallium nitride from the sapphire floor from interfering with the step of laterally growing the gallium nitride sidewalls of the at least one post into the at least one trench. For example, the sapphire sidewall height to sapphire floor width ratio exceeds about ¼. In another embodiment, the sapphire floor is masked with a mask that reduces nucleation of gallium nitride thereon compared to on sapphire. [0015]
    [0016] In yet other embodiments, the sapphire substrate includes an aluminum nitride buffer layer thereon. During the etching step, the gallium nitride layer and the aluminum nitride buffer layer both are etched to selectively expose the sapphire substrate. In other embodiments, the sapphire substrate also is selectively etched so that the trenches extend into the sapphire substrate. [0016]
    [0017] Lateral growth preferably proceeds pendeoepitaxially by laterally overgrowing the gallium nitride sidewall onto the gallium nitride top, to thereby form a gallium nitride semiconductor layer. Prior to pendeoepitaxial growth, the gallium nitride top may be masked with a mask that reduces nucleation of gallium nitride thereon compared to on gallium nitride. [0017]
    [0018] According to another aspect of the present invention, the trench floor may be masked with a mask, thereby obviating the need to expose the sapphire substrate. Specifically, an underlying gallium nitride layer on a sapphire substrate may be etched to define at least one post in the underlying gallium nitride and at least one trench in the underlying gallium nitride layer. The at least one post includes a top and a sidewall and the at least one trench includes a trench floor. The at least one floor is masked with a mask, and the sidewall of the at least one post is laterally grown into the at least one trench, to thereby form a gallium nitride semiconductor layer. As was described above, the post tops also may be masked. Preferably, the at least one floor and the at least one top are masked simultaneously, for example by performing a directional deposition that forms a mask on the lateral tops and floors, but not on the sidewalls. As also was described above, when an aluminum nitride buffer layer is present, it may be etched to define the posts and trenches, or the mask may be formed on the aluminum nitride buffer layer. In another alternative, the trench floor may be located in the gallium nitride layer itself, and the gallium nitride trench floor may be masked as was described above. [0018]
    [0019] Accordingly, sapphire may be employed as a substrate for growing gallium nitride semiconductor layers that can have low defect densities. Low cost and/or high availability gallium nitride devices thereby may be provided. [0019] BRIEF DESCRIPTION OF THE DRAWINGS
    [0020] FIGS. [0020] 1-5 are cross-sectional views of first gallium nitride microelectronic structures during intermediate fabrication steps, according to the present invention.
    [0021] FIGS. [0021] 6-10 are cross-sectional views of other gallium nitride microelectronic structures during intermediate fabrication steps, according to the present invention.
    [0022] FIGS. [0022] 11-16 are cross-sectional views of yet other gallium nitride microelectronic structures during intermediate fabrication steps, according to the present invention.
    [0023] FIGS. [0023] 17-22 are cross-sectional views of still other gallium nitride microelectronic structures during intermediate fabrication steps, according to the present invention. DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
    [0024] The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. Like numbers refer to like elements throughout. It will be understood that when an element such as a layer, region or substrate is referred to as being “on” or “onto” another element, it can be directly on the other element or intervening elements may also be present. Moreover, each embodiment described and illustrated herein includes its complementary conductivity type embodiment as well. [0024]
    [0025] Referring now to FIGS. [0025] 1-5, methods of fabricating gallium nitride semiconductor structures according to embodiments of the present invention now will be described. As shown in FIG. 1, an underlying gallium nitride layer 104 is grown on a substrate 102. The substrate 102 includes a sapphire (Al2O3) substrate 102 a, preferably with (0001) (c-plane) orientation, and also preferably includes an aluminum nitride and/or gallium nitride buffer layer 102 b. The crystallographic designation conventions used herein are well known to those having skill in the art, and need not be described further. The gallium nitride layer 104 may be between 0.5 and 2.0 μm thick, and may be grown at 1000°0 C. on a low temperature (600° C.) aluminum nitride buffer layer and/or a low temperature (500°) gallium nitride buffer layer 102 b that was deposited on the sapphire substrate 102 a in a cold wall vertical and inductively heated metalorganic vapor phase epitaxy system using triethylgallium at 26 μmol/min, ammonia at 1500 sccm and 3000 sccm hydrogen diluent. The growth of a gallium nitride layer on a sapphire substrate including an aluminum nitride buffer layer is described in publications entitled Improvements on the Electrical and Luminescent Properties of Reactive Molecular Beam Epitaxially Grown GaN Films by Using AlN-Coated Sapphire Substrates to Yoshida et al., Appl. Phys. Lett. 42(5), Mar. 1, 1983, pp. 427-429; Metalorganic Vapor Phase Epitaxial Growth of a High Quality GaN Film Using an AlN Buffer Layer to Amano et al., Appl. Phys. Lett., 48(5), February 1986, pp. 353-355; Influence of Buffer Layers on the Deposition of High Quality Single Crystal GaN Over Sapphire Substrate to Kuznia et al., J. Appl. Phys. 73(9), May 1, 1993, pp. 4700-4702; GaN Growth Using GaN Buffer Layer to Nakamura, Japanese Journal of Applied Physics, Vol. 30, No. 10A, Oct. 1991, pp. L1705-L1707; The Effect of GaN and AlN Buffer Layers on GaN Film Properties Grown on Both C-Plane and A-Plane Sapphire to Doverspike et al., Journal of Electronic Materials, Vol. 24, No. 4, 1995, pp. 269-273, the disclosures of which are hereby incorporated herein by reference.
    [0026] Still referring to FIG. 1, the underlying gallium nitride layer [0026] 104 includes a plurality of sidewalls 105 therein. It will be understood by those having skill in the art that the sidewalls 105 may be thought of as being defined by a plurality of spaced apart posts 106, that also may be referred to as “mesas”, “pedestals” or “columns”. The sidewalls 105 may also be thought of as being defined by a plurality of trenches 107, also referred to as “wells” in the underlying gallium nitride layer 104. The sidewalls 105 may also be thought of as being defined by a series of alternating trenches 107 and posts 106. Moreover, a single post 106 may be provided, that may be thought of as being defined by at least one trench 107 adjacent the single post. It will be understood that the posts 106 and the trenches 107 that define the sidewalls 105 may be fabricated by selective etching and/or selective epitaxial growth and/or other conventional techniques. Moreover, it will also be understood that the sidewalls need not be orthogonal to the substrate 102, but rather may be oblique thereto. Finally, it will also be understood that although the sidewalls 105 are shown in cross-section in FIG. 1, the posts 106 and trenches 107 may define elongated regions that are straight, V-shaped or have other shapes. As shown in FIG. 1, the trenches 107 preferably extend into the buffer layer 102 b and into the substrate 102 a, so that subsequent gallium nitride growth occurs preferentially on the sidewalls 105 rather than on the trench floors.
    [0027] Referring now to FIG. 2, the sidewalls [0027] 105 of the underlying gallium nitride layer 104 are laterally grown to form a lateral gallium nitride layer 108 a in the trenches 107. Lateral growth of gallium nitride may be obtained at 1000-1100° C. and 45 Torr. The precursors TEG at 13-39 μmol/min and NH3 at 1500 sccm may be used in combination with a 3000 sccm H2 diluent. If gallium nitride alloys are formed, additional conventional precursors of aluminum or indium, for example, may also be used. As used herein, the term “lateral” means a direction that is orthogonal to the sidewalls 105. It will also be understood that some vertical growth on the posts 106 may also take place during the lateral growth from sidewalls 105. As used herein, the term “vertical” denotes a directional parallel to the sidewalls 105.
    [0028] When the sapphire substrate is exposed to the gas phase during growth of gallium nitride, it has been found that gallium nitride can nucleate on the sapphire. Thus, vertical growth of gallium nitride may take place from the sapphire trench floors, that can interfere with lateral growth of the gallium nitride sidewalls into the at least one trench. Alternatively, because of the presence of ammonia, the exposed areas of the surface of the sapphire may be converted to aluminum nitride. Unfortunately, gallium nitride can nucleate well on aluminum nitride, and thereby allow vertical growth of the gallium nitride from the trench floor, which can interfere with the lateral growth of the gallium nitride sidewalls. [0028]
    [0029] The conversion of the exposed areas of the surface of the sapphire to aluminum nitride may be reduced and preferably eliminated by using a high growth temperature for growing the gallium nitride. For example, a temperature of about 1100° C. may be used rather than a conventional temperature of about 1000° C. However, this still may not prevent the nucleation of gallium nitride on the floor of the sapphire substrate. [0029]
    [0030] Referring again to FIG. 2, according to the present invention, the sapphire substrate [0030] 102 a is etched sufficiently deep to prevent vertical growth of gallium nitride from the sapphire trench floor 107 a from interfering with the step of laterally growing the gallium nitride sidewalls of the at least one post into the at least one trench. For example, the ratio of the sapphire sidewall height y to the sapphire floor width x may be at least ¼. Other ratios may be used depending on the vertical to lateral growth rate ratio during gallium nitride growth. Under the conditions described below, the lateral growth rate of gallium nitride can be faster than the vertical growth rate. Under these conditions, and with sufficiently deep trenches, the sidewall growth from the posts can coalesce over the trenches before the vertical gallium nitride growth in the trenches that results from nucleation of gallium nitride on the sapphire substrate can interfere with the lateral growth.
    [0031] Referring now to FIG. 3, continued growth of the lateral gallium nitride layer [0031] 108 a causes vertical growth onto the underlying gallium nitride layer 104, specifically onto the posts 106, to form a vertical gallium nitride layer 108 b. Growth conditions for vertical growth may be maintained as was described in connection with FIG. 2. As also shown in FIG. 3, continued vertical growth into trenches 107 may take place at the bottom of the trenches. A void 109 preferably remains between the lateral gallium nitride layer 108 a and the trench floor 107 a.
    [0032] Referring now to FIG. 4, growth is allowed to continue until the lateral growth fronts coalesce in the trenches [0032] 107 at the interfaces 108 c, to form a continuous gallium nitride semiconductor layer in the trenches. The total growth time may be approximately 60 minutes. As shown in FIG. 5, microelectronic devices 110 may then be formed in the lateral gallium nitride semiconductor layer 108 a. Devices may also be formed in vertical gallium nitride layer 108 b.
    [0033] Accordingly, in FIG. 5, gallium nitride semiconductor structures [0033] 100 according to embodiments of the present invention are illustrated. The gallium nitride structures 100 include the substrate 102. The substrate includes the sapphire substrate 102 a and the aluminum nitride buffer layer 102 b on the sapphire substrate 102 a. The aluminum nitride and/or gallium nitride buffer layer 102 b may be about 200-300 Å thick.
    [0034] The underlying gallium nitride layer [0034] 104 is also included on the buffer layer 102 b opposite the substrate 102 a. The underlying gallium nitride layer 104 may be between about 0.5 and 2.0 μm thick, and may be formed using metalorganic vapor phase epitaxy (MOVPE). The underlying gallium nitride layer generally has an undesired relatively high defect density. For example, dislocation densities of between about 108 and 1010 cm2 may be present in the underlying gallium nitride layer. These high defect densities may result from mismatches in lattice parameters between the buffer layer 102 b and the underlying gallium nitride layer 104, and/or other causes. These high defect densities may impact the performance of microelectronic devices formed in the underlying gallium nitride layer 104.
    [0035] Still continuing with the description of FIG. 5, the underlying gallium nitride layer [0035] 104 includes the plurality of sidewalls 105 that may be defined by the plurality of posts 106 and/or the plurality of trenches 107. As was described above, the sidewalls may be oblique and of various elongated shapes. The posts 106 include a gallium nitride top, a gallium nitride sidewall and a sapphire sidewall, and the at least one trench includes a sapphire floor 107 a. The sapphire floor 107 a preferably is free of a vertical gallium nitride layer thereon. The sapphire sidewall height to sapphire floor width ratio preferably is at least ¼.
    [0036] Continuing with the description of FIG. 5, the lateral gallium nitride layer [0036] 108 a extends from the plurality of sidewalls 105 of the underlying gallium nitride layer 104. The lateral gallium nitride layer 108 a may be formed using metalorganic vapor phase epitaxy at about 1000-1100° C. and 45 Torr. Precursors of triethygallium (TEG) at 13-39 μmol/min and ammonia (NH3) at 1500 sccm may be used in combination with a 3000 sccm H2 diluent, to form the lateral gallium nitride layer 108 a. The gallium nitride semiconductor structure 100 also includes the vertical gallium nitride layer 108 b that extends vertically from the posts 106.
    [0037] As shown in FIG. 5, the lateral gallium nitride layer [0037] 108 a coalesces at the interfaces 108 c to form a continuous lateral gallium nitride semiconductor layer 108 a in the trenches. It has been found that the dislocation densities in the underlying gallium nitride layer 104 generally do not propagate laterally from the sidewalls 105 with the same density as vertically from the underlying gallium nitride layer 104. Thus, the lateral gallium nitride layer 108 a can have a relatively low defect density, for example less that 104 cm2. Accordingly, the lateral gallium nitride layer 108 b may form device quality gallium nitride semiconductor material. Thus, as shown in FIG. 5, microelectronic devices 110 may be formed in the lateral gallium nitride semiconductor layer 108 a. It will also be understood that a mask need not be used to fabricate the gallium nitride semiconductor structures 100 of FIG. 5, because lateral growth is directed from the sidewalls 105.
    [0038] FIGS. [0038] 6-10 illustrate other embodiments according to the present invention. As shown in FIG. 6, a mask 201 is formed on the trench floors 107 a′. When forming the mask 201 on the trench floors 107 a′, the trench need not be etched into the sapphire substrate 102 a. Rather, as shown in FIG. 6, the trench may only be etched through the aluminum nitride buffer layer 102 b. However, it will be understood by those having skill in the art that the trench also may be etched into the sapphire substrate 102 a, as was illustrated in FIG. 1, and the trench floor 107 a in the sapphire substrate may be masked with a mask 201. In still another alternative, the trench may be etched only partially into the aluminum nitride buffer layer 102 b, rather than entirely through the aluminum nitride buffer layer 102 b as shown in FIG. 6. In yet another alternative, the trench need not be etched into the aluminum nitride buffer layer 102 b at all, but rather the mask 201 may be formed on the exposed portion of the aluminum nitride buffer layer 102 b. In yet another alternative, the trenches may not extend into the aluminum nitride buffer layer, but rather may terminate within the gallium nitride layer 104, and the mask 201 may be formed on the gallium nitride floor. Finally, it will be understood that although the mask 201 is shown to have the same thickness as the aluminum nitride buffer layer 102 b, it need not have the same thickness. Rather, it can be thinner or thicker.
    [0039] It has been found, according to the present invention, that gallium nitride does not nucleate appreciably on certain amorphous and crystalline materials, such as silicon dioxide, silicon nitride and certain metals such as tungsten. Accordingly, a “line of sight” deposition technique, such as thermal evaporation or electron beam evaporation, may be used to deposit a masking material such as silicon dioxide, silicon nitride and/or tungsten on the trench floors. Since the gallium nitride does not nucleate specifically on the mask, it can be forced to grow off the sidewalls of the posts only. The remaining processing steps of FIGS. [0039] 6-10 correspond to those of FIGS. 1-5, and need not be described again herein.
    [0040] FIGS. [0040] 11-16 illustrate yet other embodiments according to the present invention. In FIGS. 11-16, the sapphire substrate 102 a is etched sufficiently deep to prevent vertical growth of gallium nitride from the sapphire floor from interfering with the step of laterally growing the gallium nitride sidewalls of the at least one post into the at least one trench, as was described in connection with FIGS. 1-5, and need not be described herein again. However, in contrast with FIGS. 1-5, in FIGS. 11-16, a mask, such as a silicon dioxide, silicon nitride and/or tungsten mask 209 is included on the underlying gallium nitride layer 104. The mask 209 may have a thickness of about 1000 Å or less and may be formed on the underlying gallium nitride layer 104 using low pressure Chemical Vapor Deposition (CVD) of silicon dioxide and/or silicon nitride. Alternatively, electron beam or thermal evaporation may be used to deposit tungsten. The mask 209 is patterned to provide an array of openings therein, using conventional photolithography techniques.
    [0041] As shown in FIG. 11, the underlying gallium nitride layer is etched through the array of openings to define the plurality of posts [0041] 106 in the underlying gallium nitride layer 104 and the plurality of trenches 107 therebetween. The posts each include the sidewall 105 and a top having the mask 209 thereon. It will also be understood that although the posts 106 and trenches 107 are preferably formed by masking and etching as described above, the posts may also be formed by selectively growing the posts from an underlying gallium nitride layer and then forming a capping layer on the tops of the posts. Combinations of selective growth and selective etching also may be used.
    [0042] As shown in FIG. 12, the sidewalls [0042] 105 of the underlying gallium nitride layer 104 are laterally grown to form a lateral gallium nitride layer 108 a in the trenches 107. Lateral growth may proceed as was described above. It will be understood that growth and/or nucleation on the top of the posts 106 is reduced and preferably eliminated by the mask 209.
    [0043] Referring to FIG. 13, continued growth of the lateral gallium nitride layer [0043] 108 a causes vertical growth of the lateral gallium nitride layer 108 a through the array of openings. Conditions for vertical growth may be maintained as was described in connection with FIG. 12.
    [0044] Referring now to FIG. 14, continued growth of the lateral gallium nitride layer [0044] 108 a causes lateral overgrowth onto the mask 209, to form an overgrown lateral gallium nitride layer 108 b. Growth conditions for overgrowth may be maintained as was described in connection with FIG. 12.
    [0045] Referring now to FIG. 15, growth is allowed to continue until the lateral growth fronts coalesce in the trenches [0045] 107 at the interfaces 108 c, to form a continuous lateral gallium nitride semiconductor layer 108 a in the trenches.
    [0046] Still referring to FIG. 15, growth is also allowed to continue until the lateral overgrowth fronts coalesce over the mask [0046] 209 at the interfaces 108 d, to form a continuous overgrown lateral gallium nitride semiconductor layer 108 b. The total growth time may be approximately 60 minutes. A single continuous growth step may be used. As shown in FIG. 16, microelectronic devices 110 may then be formed in the lateral gallium nitride semiconductor layer 108 a. Microelectronic devices also may be formed in the overgrown lateral gallium nitride layer 108 b.
    [0047] Finally, referring to FIGS. [0047] 17-22, still other embodiments of the present invention are illustrated. FIGS. 17-22 combine the mask 201 on the floor of the trenches 107, as was illustrated in FIGS. 6-10, with the mask 209 on the top of the posts 106, as was illustrated in FIG. 11. It will be understood that the mask 201 at the bottom of the trenches, and the mask 209 on the top of the posts 106, preferably are formed simultaneously and preferably comprise the same material. Accordingly, for example, line of sight of deposition techniques, such as thermal evaporation or electron beam evaporation of masking material such as silicon dioxide, silicon nitride and/or metal such as tungsten may be used. If the mask material is deposited after the etching step, it covers only the vertical surfaces, i.e. the top surfaces of the posts 106 and the bottom surfaces (floors) of the trenches 107. The gallium nitride preferably nucleates little, if at all, on the masks 201 and 209, so that gallium nitride preferably only grows from the sidewalls 105 of the posts. Alternatively, the masks 201 and 209 may comprise different materials and/or be of different thicknesses. The remaining steps of FIGS. 17-22 are similar to FIGS. 11-16, and need not be described again in detail.
    [0048] It will be understood that the masks [0048] 201 may be formed on an exposed sapphire floor of the substrate 102 a, on an exposed aluminum nitride floor of layer 102 b, or on an exposed gallium nitride floor in layer 104. Stated differently, the trenches may be etched partly into gallium nitride layer 104, fully through gallium nitride layer 104, partly into aluminum nitride buffer layer 102 b, fully through aluminum nitride layer 102 b, and/or partly into sapphire substrate 102 a. Moreover, the thickness of the mask 201 may be thinner than or thicker than aluminum nitride layer 102 b. Accordingly, sapphire substrates may be used for growth of gallium nitride semiconductor layers, to thereby provide low cost and/or high availability.
    [0049] In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims. [0049]
    权利要求:
    Claims (23)
    [1" id="US-20010008791-A1-CLM-00001] 1. A method of fabricating a gallium nitride semiconductor layer comprising the steps of:
    etching an underlying gallium nitride layer on a sapphire substrate to selectively expose the sapphire substrate and define at least one post and at least one trench in the underlying gallium nitride layer, the at least one post each including a gallium nitride top and a gallium nitride sidewall, the at least one trench including a sapphire floor; and
    laterally growing the gallium nitride sidewall of the at least one post into the at least one trench at about 1100° C., to thereby form a gallium nitride semiconductor layer.
    [2" id="US-20010008791-A1-CLM-00002] 2. A method according to
    claim 1 wherein the etching step comprises the step of:
    etching the underlying gallium nitride layer on the sapphire substrate and the sapphire substrate, to define at least one post in the underlying gallium nitride layer and in the sapphire substrate and at least one trench in the underlying gallium nitride layer and in the sapphire substrate, the at least one post each including a gallium nitride top, a gallium nitride sidewall and a sapphire sidewall, the at least one trench including a sapphire floor.
    [3" id="US-20010008791-A1-CLM-00003] 3. A method according to
    claim 2 wherein the step of etching comprises the step of etching the sapphire substrate sufficiently deep to prevent vertical growth of gallium nitride from the sapphire floor from interfering with the step of laterally growing the gallium nitride sidewalls of the at least one post into the at least one trench.
    [4" id="US-20010008791-A1-CLM-00004] 4. A method according to
    claim 2 wherein the sapphire sidewall height to sapphire floor width ratio exceeds about ¼.
    [5" id="US-20010008791-A1-CLM-00005] 5. A method according to
    claim 1 wherein the following step is performed between the steps of etching and laterally growing:
    masking the sapphire floor with a mask that reduces nucleation of gallium nitride thereon compared to on sapphire.
    [6" id="US-20010008791-A1-CLM-00006] 6. A method according to
    claim 1 wherein the etching step comprises the step of:
    etching the underlying gallium nitride layer and an aluminum nitride and/or gallium nitride buffer layer on the sapphire substrate to selectively expose the sapphire substrate and define at least one post in the underlying gallium nitride layer and in the buffer layer and at least one trench in the underlying gallium nitride layer and in the buffer layer, the at least one post including a gallium nitride top, a gallium nitride sidewall and an aluminum nitride sidewall, the at least one trench including a sapphire floor.
    [7" id="US-20010008791-A1-CLM-00007] 7. A method according to
    claim 6 wherein the etching step comprises the step of:
    etching the underlying gallium nitride layer, the buffer layer on the sapphire substrate and the sapphire substrate to selectively expose the sapphire substrate and define at least one post in the underlying gallium nitride layer, in the buffer layer and in the sapphire substrate, and at least one trench in the underlying gallium nitride layer in the buffer layer and in the sapphire substrate, the at least one post including a gallium nitride top, a gallium nitride sidewall, an aluminum nitride sidewall, and a sapphire sidewall, the at least one trench including a sapphire floor.
    [8" id="US-20010008791-A1-CLM-00008] 8. A method according to
    claim 1 wherein the step of laterally growing comprises the step of laterally overgrowing the gallium nitride sidewall of the at least one post onto the gallium nitride top at about 1100° C., to thereby form a gallium nitride semiconductor layer.
    [9" id="US-20010008791-A1-CLM-00009] 9. A method according to
    claim 1 :
    wherein the step of laterally growing is preceded by the step of masking the gallium nitride top with a mask that reduces nucleation of gallium nitride thereon compared to on gallium nitride; and
    wherein the step of laterally growing comprises the step of laterally overgrowing the gallium nitride sidewall of the at least one post onto the mask at about 1100° C., to thereby form a gallium nitride semiconductor layer.
    [10" id="US-20010008791-A1-CLM-00010] 10. A method according to
    claim 1 wherein the step of laterally growing is followed by the step of forming at least one microelectronic device in the gallium nitride semiconductor layer.
    [11" id="US-20010008791-A1-CLM-00011] 11. A method according to
    claim 1 wherein the step of etching is preceded by the step of forming the underlying gallium nitride layer on the sapphire substrate at about 1100° C.
    [12" id="US-20010008791-A1-CLM-00012] 12. A method of fabricating a gallium nitride semiconductor layer comprising the steps of:
    etching an underlying gallium nitride layer on a sapphire substrate to selectively expose the sapphire substrate and define at least one post and at least one trench in the underlying gallium nitride layer, the at least one post each including a gallium nitride top and a gallium nitride sidewall, the at least one trench including a sapphire floor; and
    laterally growing the gallium nitride sidewall of the at least one post into the at least one trench at more than about 1000° C., to thereby form a gallium nitride semiconductor layer.
    [13" id="US-20010008791-A1-CLM-00013] 13. A method according to
    claim 12 wherein the etching step comprises the step of:
    etching the underlying gallium nitride layer on the sapphire substrate and the sapphire substrate, to define at least one post in the underlying gallium nitride layer and in the sapphire substrate and at least one trench in the underlying gallium nitride layer and in the sapphire substrate, the at least one post each including a gallium nitride top, a gallium nitride sidewall and a sapphire sidewall, the at least one trench including a sapphire floor.
    [14" id="US-20010008791-A1-CLM-00014] 14. A method according to
    claim 13 wherein the step of etching comprises the step of etching the sapphire substrate sufficiently deep to prevent vertical growth of gallium nitride from the sapphire floor from interfering with the step of laterally growing the gallium nitride sidewalls of the at least one post into the at least one trench.
    [15" id="US-20010008791-A1-CLM-00015] 15. A method according to
    claim 13 wherein the sapphire sidewall height to sapphire floor width ratio exceeds about ¼.
    [16" id="US-20010008791-A1-CLM-00016] 16. A method according to
    claim 12 wherein the following step is performed between the steps of etching and laterally growing:
    masking the sapphire floor with a mask that reduces nucleation of gallium nitride thereon compared to on sapphire.
    [17" id="US-20010008791-A1-CLM-00017] 17. A method according to
    claim 12 wherein the etching step comprises the step of:
    etching the underlying gallium nitride layer and an aluminum nitride and/or gallium nitride buffer layer on the sapphire substrate to selectively expose the sapphire substrate and define at least one post in the underlying gallium nitride layer and in the buffer layer and at least one trench in the underlying gallium nitride layer and in the buffer layer, the at least one post including a gallium nitride top, a gallium nitride sidewall and an aluminum nitride sidewall, the at least one trench including a sapphire floor.
    [18" id="US-20010008791-A1-CLM-00018] 18. A method according to
    claim 17 wherein the etching step comprises the step of:
    etching the underlying gallium nitride layer, the buffer layer on the sapphire substrate and the sapphire substrate to selectively expose the sapphire substrate and define at least one post in the underlying gallium nitride layer, in the buffer layer and in the sapphire substrate, and at least one trench in the underlying gallium nitride layer in the buffer layer and in the sapphire substrate, the at least one post including a gallium nitride top, a gallium nitride sidewall, an aluminum nitride sidewall, and a sapphire sidewall, the at least one trench including a sapphire floor.
    [19" id="US-20010008791-A1-CLM-00019] 19. A method according to
    claim 11 wherein the step of laterally growing comprises the step of laterally overgrowing the gallium nitride sidewall of the at least one post onto the gallium nitride top at more than about 1100° C., to thereby form a gallium nitride semiconductor layer.
    [20" id="US-20010008791-A1-CLM-00020] 20. A method according to
    claim 12 :
    wherein the step of laterally growing is preceded by the step of masking the gallium nitride top with a mask that reduces nucleation of gallium nitride thereon compared to on gallium nitride; and
    wherein the step of laterally growing comprises the step of laterally overgrowing the gallium nitride sidewall of the at least one post onto the mask at more than about 1100° C., to thereby form a gallium nitride semiconductor layer.
    [21" id="US-20010008791-A1-CLM-00021] 21. A method according to
    claim 12 wherein the step of laterally growing is followed by the step of forming at least one microelectronic device in the gallium nitride semiconductor layer.
    [22" id="US-20010008791-A1-CLM-00022] 22. A method according to
    claim 12 wherein the step of etching is preceded by the step of forming the underlying gallium nitride layer on the sapphire substrate at about 1000° C.
    [23" id="US-20010008791-A1-CLM-00023] 23. A method according to
    claim 12 wherein the step of laterally growing comprises the step of laterally growing the gallium nitride sidewall of the at least one post into the at least one trench at between about 1000° C. and about 1100° C.
    类似技术:
    公开号 | 公开日 | 专利标题
    US6489221B2|2002-12-03|High temperature pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates
    US7095062B2|2006-08-22|Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts, and gallium nitride semiconductor structures fabricated thereby
    US6462355B1|2002-10-08|Pendeoepitaxial gallium nitride semiconductor layers on silicon carbide substrates
    US6602764B2|2003-08-05|Methods of fabricating gallium nitride microelectronic layers on silicon layers
    US6478871B1|2002-11-12|Single step process for epitaxial lateral overgrowth of nitride based materials
    US20040029365A1|2004-02-12|Methods of fabricating gallium nitride microelectronic layers on silicon layers and gallium nitride microelectronic structures formed thereby
    US20010007242A1|2001-07-12|Methods of fabricating gallium nitride semiconductor layers by lateral overgrowth
    US20010009167A1|2001-07-26|Methods of fabricating gallium nitride semiconductor layers by lateral overgrowth through offset masks
    US6716724B1|2004-04-06|Method of producing 3-5 group compound semiconductor and semiconductor element
    同族专利:
    公开号 | 公开日
    AU7992900A|2001-05-30|
    CA2392041C|2007-05-29|
    KR20020067520A|2002-08-22|
    EP1232520B1|2011-12-14|
    US20030207551A1|2003-11-06|
    AT537555T|2011-12-15|
    JP2003514392A|2003-04-15|
    US6489221B2|2002-12-03|
    US20010041427A1|2001-11-15|
    US6686261B2|2004-02-03|
    JP2002334845A|2002-11-22|
    US6545300B2|2003-04-08|
    CA2392041A1|2001-05-25|
    JP2002343729A|2002-11-29|
    EP1232520A1|2002-08-21|
    US6521514B1|2003-02-18|
    US7217641B2|2007-05-15|
    KR100810192B1|2008-03-06|
    EP2302665A1|2011-03-30|
    WO2001037327A1|2001-05-25|
    CN1409868A|2003-04-09|
    US20040152321A1|2004-08-05|
    JP4410972B2|2010-02-10|
    JP4223219B2|2009-02-12|
    CN100364051C|2008-01-23|
    JP4017140B2|2007-12-05|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20050009304A1|1998-06-10|2005-01-13|Tsvetanka Zheleva|Methods of fabricating gallium nitride semiconductor layers by lateral growth into trenches|
    US20050139857A1|2003-12-31|2005-06-30|Lg Electronics Inc.|Nitride semicounductor thin film having fewer defects and method of growing the same|
    US20060060866A1|2000-03-14|2006-03-23|Toyoda Gosel Co., Ltd.|Group III nitride compound semiconductor devices and method for fabricating the same|
    US7122827B2|2003-10-15|2006-10-17|General Electric Company|Monolithic light emitting devices based on wide bandgap semiconductor nanostructures and methods for making same|
    US20080006829A1|2006-07-06|2008-01-10|Dong-Sing Wuu|Semiconductor layered structure|
    US20080150086A1|2004-10-29|2008-06-26|Samsung Electro-Mechanics Co., Ltd.|Nitride based semiconductor device and process for preparing the same|
    US20100072576A1|2008-09-22|2010-03-25|Chantal Arena|Methods and structures for altering strain in iii-nitride materials|
    US20120181570A1|2011-01-14|2012-07-19|Samsung Led Co., Ltd.|Semiconductor light emitting device and fabrication method thereof|
    DE102009042324B4|2008-09-22|2013-04-11|Soitec|Methods and structures for changing strain in III-nitride materials|
    US9337022B1|2015-06-17|2016-05-10|Globalfoundries Inc.|Virtual relaxed substrate on edge-relaxed composite semiconductor pillars|
    US10087547B2|2015-12-21|2018-10-02|The Regents Of The University Of California|Growth of single crystal III-V semiconductors on amorphous substrates|JPS52147087A|1976-06-01|1977-12-07|Mitsubishi Electric Corp|Semiconductor light emitting display device|
    US4727047A|1980-04-10|1988-02-23|Massachusetts Institute Of Technology|Method of producing sheets of crystalline material|
    US4522661A|1983-06-24|1985-06-11|The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration|Low defect, high purity crystalline layers grown by selective deposition|
    US4651407A|1985-05-08|1987-03-24|Gte Laboratories Incorporated|Method of fabricating a junction field effect transistor utilizing epitaxial overgrowth and vertical junction formation|
    US5326716A|1986-02-11|1994-07-05|Max Planck-Gesellschaft Zur Foerderung Der Wissenschaften E.V.|Liquid phase epitaxial process for producing three-dimensional semiconductor structures by liquid phase expitaxy|
    US4876210A|1987-04-30|1989-10-24|The University Of Delaware|Solution growth of lattice mismatched and solubility mismatched heterostructures|
    US4866005A|1987-10-26|1989-09-12|North Carolina State University|Sublimation of silicon carbide to produce large, device quality single crystals of silicon carbide|
    US4912064A|1987-10-26|1990-03-27|North Carolina State University|Homoepitaxial growth of alpha-SiC thin films and semiconductor devices fabricated thereon|
    US4865685A|1987-11-03|1989-09-12|North Carolina State University|Dry etching of silicon carbide|
    US5156995A|1988-04-01|1992-10-20|Cornell Research Foundation, Inc.|Method for reducing or eliminating interface defects in mismatched semiconductor epilayers|
    JP3026087B2|1989-03-01|2000-03-27|豊田合成株式会社|Gas phase growth method of gallium nitride based compound semiconductor|
    US4985742A|1989-07-07|1991-01-15|University Of Colorado Foundation, Inc.|High temperature semiconductor devices having at least one gallium nitride layer|
    US4946547A|1989-10-13|1990-08-07|Cree Research, Inc.|Method of preparing silicon carbide surfaces for crystal growth|
    JPH03132016A|1989-10-18|1991-06-05|Canon Inc|Method of forming crystal|
    JPH04188678A|1990-11-19|1992-07-07|Matsushita Electric Ind Co Ltd|Semiconductor light-emitting element|
    JP3267983B2|1991-02-14|2002-03-25|株式会社東芝|Semiconductor light emitting device and method of manufacturing the same|
    JP2954743B2|1991-05-30|1999-09-27|京セラ株式会社|Method for manufacturing semiconductor light emitting device|
    JP3352712B2|1991-12-18|2002-12-03|浩 天野|Gallium nitride based semiconductor device and method of manufacturing the same|
    JPH0818159A|1994-04-25|1996-01-19|Hitachi Ltd|Semiconductor laser element and fabrication thereof|
    JPH0864791A|1994-08-23|1996-03-08|Matsushita Electric Ind Co Ltd|Epitaxial growth method|
    US5631190A|1994-10-07|1997-05-20|Cree Research, Inc.|Method for producing high efficiency light-emitting diodes and resulting diode structures|
    JPH08116093A|1994-10-17|1996-05-07|Fujitsu Ltd|Optical semiconductor device|
    JPH08125251A|1994-10-21|1996-05-17|Matsushita Electric Ind Co Ltd|Hexagonal system semiconductor ring resonator|
    JP2953326B2|1994-11-30|1999-09-27|日亜化学工業株式会社|Method of manufacturing gallium nitride based compound semiconductor laser device|
    JP2795226B2|1995-07-27|1998-09-10|日本電気株式会社|Semiconductor light emitting device and method of manufacturing the same|
    AU6946196A|1995-09-18|1997-04-09|Hitachi Limited|Semiconductor material, method of producing the semiconductor material, and semiconductor device|
    JPH0993315A|1995-09-20|1997-04-04|Iwatsu Electric Co Ltd|Communication equipment structure|
    JP3396356B2|1995-12-11|2003-04-14|三菱電機株式会社|Semiconductor device and method of manufacturing the same|
    JP3409958B2|1995-12-15|2003-05-26|株式会社東芝|Semiconductor light emitting device|
    KR100214073B1|1995-12-16|1999-08-02|김영환|Bpsg film forming method|
    JPH09174494A|1995-12-21|1997-07-08|Toyox Co Ltd|Square drilling machine for roof material|
    JP2982949B2|1996-01-26|1999-11-29|油井一夫|Oscillating mascot doll for enclosing in a transparent bottle and a figurine using it|
    JPH09277448A|1996-04-15|1997-10-28|Fujikura Ltd|Connection of plastic laminated paper|
    JPH09290098A|1996-04-26|1997-11-11|Sanyo Electric Co Ltd|Clothes drier|
    JPH09324997A|1996-06-05|1997-12-16|Toshiba Corp|Heat exchanger and method for producing heat exchanger|
    US5710057A|1996-07-12|1998-01-20|Kenney; Donald M.|SOI fabrication method|
    US5795798A|1996-11-27|1998-08-18|The Regents Of The University Of California|Method of making full color monolithic gan based leds|
    KR19980079320A|1997-03-24|1998-11-25|기다오까다까시|Selective growth method of high quality muene layer, semiconductor device made on high quality muene layer growth substrate and high quality muene layer growth substrate|
    JPH10275936A|1997-03-28|1998-10-13|Rohm Co Ltd|Method for manufacturing semiconductor light-emitting element|
    AT550461T|1997-04-11|2012-04-15|Nichia Corp|GROWTH METHOD FOR A NITRID SEMICONDUCTOR|
    US5877070A|1997-05-31|1999-03-02|Max-Planck Society|Method for the transfer of thin layers of monocrystalline material to a desirable substrate|
    US5915194A|1997-07-03|1999-06-22|The United States Of America As Represented By The Administrator Of National Aeronautics And Space Administration|Method for growth of crystal surfaces and growth of heteroepitaxial single crystal films thereon|
    TW393785B|1997-09-19|2000-06-11|Siemens Ag|Method to produce many semiconductor-bodies|
    FR2769924B1|1997-10-20|2000-03-10|Centre Nat Rech Scient|PROCESS FOR MAKING AN EPITAXIAL LAYER OF GALLIUM NITRIDE, EPITAXIAL LAYER OF GALLIUM NITRIDE AND OPTOELECTRONIC COMPONENT PROVIDED WITH SUCH A LAYER|
    JP3036495B2|1997-11-07|2000-04-24|豊田合成株式会社|Method for manufacturing gallium nitride-based compound semiconductor|
    US6051849A|1998-02-27|2000-04-18|North Carolina State University|Gallium nitride semiconductor structures including a lateral gallium nitride layer that extends from an underlying gallium nitride layer|
    SE512259C2|1998-03-23|2000-02-21|Abb Research Ltd|Semiconductor device consisting of doped silicon carbide comprising a pn junction which exhibits at least one hollow defect and method for its preparation|
    US6500257B1|1998-04-17|2002-12-31|Agilent Technologies, Inc.|Epitaxial material grown laterally within a trench and method for producing same|
    US6064078A|1998-05-22|2000-05-16|Xerox Corporation|Formation of group III-V nitride films on sapphire substrates with reduced dislocation densities|
    US6265289B1|1998-06-10|2001-07-24|North Carolina State University|Methods of fabricating gallium nitride semiconductor layers by lateral growth from sidewalls into trenches, and gallium nitride semiconductor structures fabricated thereby|
    US6335546B1|1998-07-31|2002-01-01|Sharp Kabushiki Kaisha|Nitride semiconductor structure, method for producing a nitride semiconductor structure, and light emitting device|
    US6177688B1|1998-11-24|2001-01-23|North Carolina State University|Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates|
    US6521514B1|1999-11-17|2003-02-18|North Carolina State University|Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates|
    US6261929B1|2000-02-24|2001-07-17|North Carolina State University|Methods of forming a plurality of semiconductor layers using spaced trench arrays|AT550461T|1997-04-11|2012-04-15|Nichia Corp|GROWTH METHOD FOR A NITRID SEMICONDUCTOR|
    US6177688B1|1998-11-24|2001-01-23|North Carolina State University|Pendeoepitaxial gallium nitride semiconductor layers on silcon carbide substrates|
    US7619261B2|2000-08-07|2009-11-17|Toyoda Gosei Co., Ltd.|Method for manufacturing gallium nitride compound semiconductor|
    US6521514B1|1999-11-17|2003-02-18|North Carolina State University|Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates|
    US6403451B1|2000-02-09|2002-06-11|Noerh Carolina State University|Methods of fabricating gallium nitride semiconductor layers on substrates including non-gallium nitride posts|
    TW518767B|2000-03-31|2003-01-21|Toyoda Gosei Kk|Production method of III nitride compound semiconductor and III nitride compound semiconductor element|
    AU7916301A|2000-08-04|2002-02-18|Univ California|Method of controlling stress in gallium nitride films deposited on substrates|
    US6649287B2|2000-12-14|2003-11-18|Nitronex Corporation|Gallium nitride materials and methods|
    US6611002B2|2001-02-23|2003-08-26|Nitronex Corporation|Gallium nitride material devices and methods including backside vias|
    US7233028B2|2001-02-23|2007-06-19|Nitronex Corporation|Gallium nitride material devices and methods of forming the same|
    US6956250B2|2001-02-23|2005-10-18|Nitronex Corporation|Gallium nitride materials including thermally conductive regions|
    JP3679720B2|2001-02-27|2005-08-03|三洋電機株式会社|Nitride semiconductor device and method for forming nitride semiconductor|
    JP3795771B2|2001-06-13|2006-07-12|日本碍子株式会社|Group III nitride semiconductor substrate for ELO|
    US20030132433A1|2002-01-15|2003-07-17|Piner Edwin L.|Semiconductor structures including a gallium nitride material component and a silicon germanium component|
    JP3912117B2|2002-01-17|2007-05-09|ソニー株式会社|Crystal growth method, semiconductor light emitting device and method for manufacturing the same|
    JP4092927B2|2002-02-28|2008-05-28|豊田合成株式会社|Group III nitride compound semiconductor, group III nitride compound semiconductor element, and method for manufacturing group III nitride compound semiconductor substrate|
    US7101433B2|2002-12-18|2006-09-05|General Electric Company|High pressure/high temperature apparatus with improved temperature control for crystal growth|
    TWI255052B|2003-02-14|2006-05-11|Osram Opto Semiconductors Gmbh|Method to produce a number of semiconductor-bodies and electronic semiconductor-bodies|
    US20060276043A1|2003-03-21|2006-12-07|Johnson Mark A L|Method and systems for single- or multi-period edge definition lithography|
    WO2005060007A1|2003-08-05|2005-06-30|Nitronex Corporation|Gallium nitride material transistors and methods associated with the same|
    US7071498B2|2003-12-17|2006-07-04|Nitronex Corporation|Gallium nitride material devices including an electrode-defining layer and methods of forming the same|
    US20050145851A1|2003-12-17|2005-07-07|Nitronex Corporation|Gallium nitride material structures including isolation regions and methods|
    KR101094403B1|2004-01-29|2011-12-15|삼성코닝정밀소재 주식회사|Sapphire/gallium nitride laminate having reduced bending deformation|
    KR20050077902A|2004-01-29|2005-08-04|엘지전자 주식회사|Method of growing nitride semiconductor thin film|
    US20050186764A1|2004-02-20|2005-08-25|National Chiao Tung University|Method for lifting offGaN pseudomask epitaxy layerusing wafer bonding way|
    CN100387547C|2004-05-06|2008-05-14|旭硝子株式会社|Method for producing laminated dielectric|
    US7084441B2|2004-05-20|2006-08-01|Cree, Inc.|Semiconductor devices having a hybrid channel layer, current aperture transistors and methods of fabricating same|
    US7339205B2|2004-06-28|2008-03-04|Nitronex Corporation|Gallium nitride materials and methods associated with the same|
    US7361946B2|2004-06-28|2008-04-22|Nitronex Corporation|Semiconductor device-based sensors|
    US7687827B2|2004-07-07|2010-03-30|Nitronex Corporation|III-nitride materials including low dislocation densities and methods associated with the same|
    US20060017064A1|2004-07-26|2006-01-26|Saxler Adam W|Nitride-based transistors having laterally grown active region and methods of fabricating same|
    US20060214289A1|2004-10-28|2006-09-28|Nitronex Corporation|Gallium nitride material-based monolithic microwave integrated circuits|
    CN1300387C|2004-11-12|2007-02-14|南京大学|Process for non-mask transverse epitaxial growth of high quality gallium nitride|
    JP4604241B2|2004-11-18|2011-01-05|独立行政法人産業技術総合研究所|Silicon carbide MOS field effect transistor and manufacturing method thereof|
    US7456443B2|2004-11-23|2008-11-25|Cree, Inc.|Transistors having buried n-type and p-type regions beneath the source region|
    US7709859B2|2004-11-23|2010-05-04|Cree, Inc.|Cap layers including aluminum nitride for nitride-based transistors|
    US7393733B2|2004-12-01|2008-07-01|Amberwave Systems Corporation|Methods of forming hybrid fin field-effect transistor structures|
    US7247889B2|2004-12-03|2007-07-24|Nitronex Corporation|III-nitride material structures including silicon substrates|
    US7355215B2|2004-12-06|2008-04-08|Cree, Inc.|Field effect transistorshaving multi-watt output power at millimeter-wave frequencies|
    US7161194B2|2004-12-06|2007-01-09|Cree, Inc.|High power density and/or linearity transistors|
    US20060131606A1|2004-12-18|2006-06-22|Amberwave Systems Corporation|Lattice-mismatched semiconductor structures employing seed layers and related fabrication methods|
    KR100682881B1|2005-01-19|2007-02-15|삼성코닝 주식회사|Epitaxial growth method|
    US7465967B2|2005-03-15|2008-12-16|Cree, Inc.|Group III nitride field effect transistorscapable of withstanding high temperature reverse bias test conditions|
    JP4818732B2|2005-03-18|2011-11-16|シャープ株式会社|Method of manufacturing nitride semiconductor device|
    US8575651B2|2005-04-11|2013-11-05|Cree, Inc.|Devices having thick semi-insulating epitaxial gallium nitride layer|
    US7626217B2|2005-04-11|2009-12-01|Cree, Inc.|Composite substrates of conductive and insulating or semi-insulating group III-nitrides for group III-nitride devices|
    US7615774B2|2005-04-29|2009-11-10|Cree.Inc.|Aluminum free group III-nitride based high electron mobility transistors|
    US7544963B2|2005-04-29|2009-06-09|Cree, Inc.|Binary group III-nitride based high electron mobility transistors|
    US7365374B2|2005-05-03|2008-04-29|Nitronex Corporation|Gallium nitride material structures including substrates and methods associated with the same|
    US8324660B2|2005-05-17|2012-12-04|Taiwan Semiconductor Manufacturing Company, Ltd.|Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication|
    US9153645B2|2005-05-17|2015-10-06|Taiwan Semiconductor Manufacturing Company, Ltd.|Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication|
    EP1882268B1|2005-05-17|2016-12-14|Taiwan Semiconductor Manufacturing Company, Ltd.|Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication|
    US20060267043A1|2005-05-27|2006-11-30|Emerson David T|Deep ultraviolet light emitting devices and methods of fabricating deep ultraviolet light emitting devices|
    TW200703463A|2005-05-31|2007-01-16|Univ California|Defect reduction of non-polar and semi-polar III-nitrides with sidewall lateral epitaxial overgrowth |
    US8168000B2|2005-06-15|2012-05-01|International Rectifier Corporation|III-nitride semiconductor device fabrication|
    US9331192B2|2005-06-29|2016-05-03|Cree, Inc.|Low dislocation density group III nitride layers on silicon carbide substrates and methods of making the same|
    US20070018198A1|2005-07-20|2007-01-25|Brandes George R|High electron mobility electronic device structures comprising native substrates and methods for making the same|
    WO2007014294A2|2005-07-26|2007-02-01|Amberwave Systems Corporation|Solutions integrated circuit integration of alternative active area materials|
    US20070054467A1|2005-09-07|2007-03-08|Amberwave Systems Corporation|Methods for integrating lattice-mismatched semiconductor structure on insulators|
    US7638842B2|2005-09-07|2009-12-29|Amberwave Systems Corporation|Lattice-mismatched semiconductor structures on insulators|
    WO2007041710A2|2005-10-04|2007-04-12|Nitronex Corporation|Gallium nitride material transistors and methods for wideband applications|
    US7566913B2|2005-12-02|2009-07-28|Nitronex Corporation|Gallium nitride material devices including conductive regions and methods associated with the same|
    EP1969635B1|2005-12-02|2017-07-19|Infineon Technologies Americas Corp.|Gallium nitride material devices and associated methods|
    US20070138505A1|2005-12-12|2007-06-21|Kyma Technologies, Inc.|Low defect group III nitride films useful for electronic and optoelectronic devices and methods for making the same|
    US7592211B2|2006-01-17|2009-09-22|Cree, Inc.|Methods of fabricating transistors including supported gate electrodes|
    US7709269B2|2006-01-17|2010-05-04|Cree, Inc.|Methods of fabricating transistors including dielectrically-supported gate electrodes|
    KR101203692B1|2006-02-16|2012-11-21|삼성전자주식회사|Substrate for PENDEO epitaxy and manufacturing method for the same|
    GB2436398B|2006-03-23|2011-08-24|Univ Bath|Growth method using nanostructure compliant layers and HVPE for producing high quality compound semiconductor materials|
    US7777250B2|2006-03-24|2010-08-17|Taiwan Semiconductor Manufacturing Company, Ltd.|Lattice-mismatched semiconductor structures and related methods for device fabrication|
    US20070267722A1|2006-05-17|2007-11-22|Amberwave Systems Corporation|Lattice-mismatched semiconductor structures with reduced dislocation defect densities and related methods for device fabrication|
    TWI304278B|2006-06-16|2008-12-11|Ind Tech Res Inst|Semiconductor emitting device substrate and method of fabricating the same|
    JP5155536B2|2006-07-28|2013-03-06|一般財団法人電力中央研究所|Method for improving the quality of SiC crystal and method for manufacturing SiC semiconductor device|
    US20100269819A1|2006-08-14|2010-10-28|Sievers Robert E|Human Powered Dry Powder Inhaler and Dry Powder Inhaler Compositions|
    WO2008030574A1|2006-09-07|2008-03-13|Amberwave Systems Corporation|Defect reduction using aspect ratio trapping|
    US20080070355A1|2006-09-18|2008-03-20|Amberwave Systems Corporation|Aspect ratio trapping for mixed signal applications|
    WO2008039495A1|2006-09-27|2008-04-03|Amberwave Systems Corporation|Tri-gate field-effect transistors formed by aspect ratio trapping|
    WO2008039534A2|2006-09-27|2008-04-03|Amberwave Systems Corporation|Quantum tunneling devices and circuits with lattice- mismatched semiconductor structures|
    WO2008051503A2|2006-10-19|2008-05-02|Amberwave Systems Corporation|Light-emitter-based devices with lattice-mismatched semiconductor structures|
    GB0701069D0|2007-01-19|2007-02-28|Univ Bath|Nanostructure template and production of semiconductors using the template|
    WO2008115473A2|2007-03-15|2008-09-25|The University Of Akron|Self-acting self-circulating fluid system without external pressure source and use in bearing system|
    US9508890B2|2007-04-09|2016-11-29|Taiwan Semiconductor Manufacturing Company, Ltd.|Photovoltaics on silicon|
    US7825328B2|2007-04-09|2010-11-02|Taiwan Semiconductor Manufacturing Company, Ltd.|Nitride-based multi-junction solar cell modules and methods for making the same|
    JP2010532916A|2007-07-12|2010-10-14|ラティスパワー（チアンシ）コーポレイション|Method for obtaining high quality boundaries for semiconductor devices fabricated on partitioned substrates|
    US8329541B2|2007-06-15|2012-12-11|Taiwan Semiconductor Manufacturing Company, Ltd.|InP-based transistor fabrication|
    US7745848B1|2007-08-15|2010-06-29|Nitronex Corporation|Gallium nitride material devices and thermal designs thereof|
    KR101093588B1|2007-09-07|2011-12-15|타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드|Multi-junction solar cells|
    US8652947B2|2007-09-26|2014-02-18|Wang Nang Wang|Non-polar III-V nitride semiconductor and growth method|
    KR101226077B1|2007-11-27|2013-01-24|삼성전자주식회사|Method of forming a sidewall spacer and method of manufacturing a semiconductor device using the same|
    JP5353113B2|2008-01-29|2013-11-27|豊田合成株式会社|Method for producing group III nitride compound semiconductor|
    US8026581B2|2008-02-05|2011-09-27|International Rectifier Corporation|Gallium nitride material devices including diamond regions and methods associated with the same|
    JP4247413B1|2008-03-19|2009-04-02|株式会社東北テクノアーチ|Device manufacturing method|
    US8343824B2|2008-04-29|2013-01-01|International Rectifier Corporation|Gallium nitride material processing and related device structures|
    US8183667B2|2008-06-03|2012-05-22|Taiwan Semiconductor Manufacturing Co., Ltd.|Epitaxial growth of crystalline material|
    US8274097B2|2008-07-01|2012-09-25|Taiwan Semiconductor Manufacturing Company, Ltd.|Reduction of edge effects from aspect ratio trapping|
    US8981427B2|2008-07-15|2015-03-17|Taiwan Semiconductor Manufacturing Company, Ltd.|Polishing of small composite semiconductor materials|
    US9250249B2|2008-09-08|2016-02-02|Enzo Biochem, Inc.|Autophagy and phospholipidosis pathway assays|
    CN102160145B|2008-09-19|2013-08-21|台湾积体电路制造股份有限公司|Formation of devices by epitaxial layer overgrowth|
    US20100072515A1|2008-09-19|2010-03-25|Amberwave Systems Corporation|Fabrication and structures of crystalline material|
    US8253211B2|2008-09-24|2012-08-28|Taiwan Semiconductor Manufacturing Company, Ltd.|Semiconductor sensor structures with reduced dislocation defect densities|
    US8680581B2|2008-12-26|2014-03-25|Toyoda Gosei Co., Ltd.|Method for producing group III nitride semiconductor and template substrate|
    US8237151B2|2009-01-09|2012-08-07|Taiwan Semiconductor Manufacturing Company, Ltd.|Diode-based devices and methods for making the same|
    US8304805B2|2009-01-09|2012-11-06|Taiwan Semiconductor Manufacturing Company, Ltd.|Semiconductor diodes fabricated by aspect ratio trapping with coalesced films|
    US8313967B1|2009-01-21|2012-11-20|Stc.Unm|Cubic phase, nitrogen-based compound semiconductor films epitaxially grown on a grooved Si <001> substrate|
    JP5705207B2|2009-04-02|2015-04-22|台湾積體電路製造股▲ふん▼有限公司Ｔａｉｗａｎ Ｓｅｍｉｃｏｎｄｕｃｔｏｒ Ｍａｎｕｆａｃｔｕｒｉｎｇ Ｃｏｍｐａｎｙ，Ｌｔｄ．|Device formed from non-polar surface of crystalline material and method of manufacturing the same|
    KR101640830B1|2009-08-17|2016-07-22|삼성전자주식회사|Substrate structure and manufacturing method of the same|
    JP5685379B2|2010-01-28|2015-03-18|株式会社豊田中央研究所|Manufacturing method of nitride semiconductor device|
    CN101820041A|2010-04-01|2010-09-01|晶能光电（江西）有限公司|Method and structure for reducing epitaxial stress of silicon substrate LED|
    TWI562195B|2010-04-27|2016-12-11|Pilegrowth Tech S R L|Dislocation and stress management by mask-less processes using substrate patterning and methods for device fabrication|
    SG185547A1|2010-05-18|2012-12-28|Agency Science Tech & Res|Method of forming a light emitting diode structure and a light emitting diode structure|
    EP2416350A1|2010-08-06|2012-02-08|Imec|A method for selective deposition of a semiconductor material|
    US8592292B2|2010-09-02|2013-11-26|National Semiconductor Corporation|Growth of multi-layer group III-nitride buffers on large-area silicon substrates and other substrates|
    US10052848B2|2012-03-06|2018-08-21|Apple Inc.|Sapphire laminates|
    US9221289B2|2012-07-27|2015-12-29|Apple Inc.|Sapphire window|
    JP5731455B2|2012-09-07|2015-06-10|日本電信電話株式会社|Optical modulator and manufacturing method thereof|
    WO2014057748A1|2012-10-12|2014-04-17|住友電気工業株式会社|Group iii nitride composite substrate, manufacturing method therefor, and group iii nitride semiconductor device manufacturing method|
    US9232672B2|2013-01-10|2016-01-05|Apple Inc.|Ceramic insert control mechanism|
    JP5928366B2|2013-02-13|2016-06-01|豊田合成株式会社|Method for producing group III nitride semiconductor|
    JP6322890B2|2013-02-18|2018-05-16|住友電気工業株式会社|Group III nitride composite substrate and method for manufacturing the same, and method for manufacturing group III nitride semiconductor device|
    US9923063B2|2013-02-18|2018-03-20|Sumitomo Electric Industries, Ltd.|Group III nitride composite substrate and method for manufacturing the same, laminated group III nitride composite substrate, and group III nitride semiconductor device and method for manufacturing the same|
    US9574135B2|2013-08-22|2017-02-21|Nanoco Technologies Ltd.|Gas phase enhancement of emission color quality in solid state LEDs|
    US9632537B2|2013-09-23|2017-04-25|Apple Inc.|Electronic component embedded in ceramic material|
    US9678540B2|2013-09-23|2017-06-13|Apple Inc.|Electronic component embedded in ceramic material|
    US9154678B2|2013-12-11|2015-10-06|Apple Inc.|Cover glass arrangement for an electronic device|
    US9225056B2|2014-02-12|2015-12-29|Apple Inc.|Antenna on sapphire structure|
    WO2016043748A1|2014-09-18|2016-03-24|Intel Corporation|Wurtzite heteroepitaxial structures with inclined sidewall facets for defect propagation control in silicon cmos-compatible semiconductor devices|
    CN106796952B|2014-09-25|2020-11-06|英特尔公司|III-N family epitaxial device structure on independent silicon table surface|
    JP2015065465A|2014-12-04|2015-04-09|▲さん▼圓光電股▲ふん▼有限公司|Method of manufacturing light-emitting diode device|
    US10056456B2|2014-12-18|2018-08-21|Intel Corporation|N-channel gallium nitride transistors|
    JP2016174054A|2015-03-16|2016-09-29|株式会社東芝|Semiconductor device and manufacturing method thereof|
    US10406634B2|2015-07-01|2019-09-10|Apple Inc.|Enhancing strength in laser cutting of ceramic components|
    US9627473B2|2015-09-08|2017-04-18|Macom Technology Solutions Holdings, Inc.|Parasitic channel mitigation in III-nitride material semiconductor structures|
    US9673281B2|2015-09-08|2017-06-06|Macom Technology Solutions Holdings, Inc.|Parasitic channel mitigation using rare-earth oxide and/or rare-earth nitride diffusion barrier regions|
    US9704705B2|2015-09-08|2017-07-11|Macom Technology Solutions Holdings, Inc.|Parasitic channel mitigation via reaction with active species|
    US9806182B2|2015-09-08|2017-10-31|Macom Technology Solutions Holdings, Inc.|Parasitic channel mitigation using elemental diboride diffusion barrier regions|
    US9799520B2|2015-09-08|2017-10-24|Macom Technology Solutions Holdings, Inc.|Parasitic channel mitigation via back side implantation|
    US10211294B2|2015-09-08|2019-02-19|Macom Technology Solutions Holdings, Inc.|III-nitride semiconductor structures comprising low atomic mass species|
    US9773898B2|2015-09-08|2017-09-26|Macom Technology Solutions Holdings, Inc.|III-nitride semiconductor structures comprising spatially patterned implanted species|
    US9960127B2|2016-05-18|2018-05-01|Macom Technology Solutions Holdings, Inc.|High-power amplifier package|
    US11038023B2|2018-07-19|2021-06-15|Macom Technology Solutions Holdings, Inc.|III-nitride material semiconductor structures on conductive silicon substrates|
    法律状态:
    2001-02-09| AS| Assignment|Owner name: NORTH CAROLINA STATE UNIVERSITY, NORTH CAROLINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GEHRKE, THOMAS;LINTHICUM, KEVIN J.;DAVIS, ROBERT F.;AND OTHERS;REEL/FRAME:011540/0354;SIGNING DATES FROM 20000619 TO 20001130 |
    2002-11-14| STCF| Information on status: patent grant|Free format text: PATENTED CASE |
    2003-02-25| CC| Certificate of correction|
    2004-07-13| AS| Assignment|Owner name: NAVY, SECRETARY OF THE UNITED STATES OF AMERICA OF Free format text: CONFIRMATORY LICENSE;ASSIGNOR:NORTH CAROLINA STATE UNIVERSITY;REEL/FRAME:015571/0450 Effective date: 20040326 |
    2006-05-12| FPAY| Fee payment|Year of fee payment: 4 |
    2010-05-07| FPAY| Fee payment|Year of fee payment: 8 |
    2014-05-07| FPAY| Fee payment|Year of fee payment: 12 |
    优先权:
    申请号 | 申请日 | 专利标题
    US09/441,753|US6521514B1|1999-11-17|1999-11-17|Pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates|
    US09/780,715|US6489221B2|1999-11-17|2001-02-09|High temperature pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates|US09/780,715| US6489221B2|1999-11-17|2001-02-09|High temperature pendeoepitaxial methods of fabricating gallium nitride semiconductor layers on sapphire substrates|
    [返回顶部]